Abstract-Current memory testing methods rely on fault models that are inadequate to accurately represent potential defects that occur in modern, often specialized, memories. To remedy this, the authors present a formal framework for modeling and testing special-purpose memories. Their approach uses three models: the transistor circuit, the event-sequence model, and finite-state machines. The methodology is explained using the example of a content-addressable memory (CAM). The fault model they describe comprises input stuck-at, transistor, and bridging faults. The authors show that functional tests can reliably detect all input stuck-at faults, most transistor faults (including all stuck-open faults), and about 50% of bridging faults. The remaining faults are detectable by parametric tests. A test of length 7 + 2 + 9 that detects all the reliably testable faults in an -word by -bit CAM is presented. A CAM test by Giles & Hunter is evaluated with respect to the input stuck-at faults. It is shown that this test fails to detect certain faults; it can be modified to achieve full coverage at the cost of increased length.
I. INTRODUCTION
M EMORY circuits constitute a large part of integrated circuit production. High bit densities of modern memory chips render them particularly prone to failure, thus magnifying the need for thorough testing methods that are efficient enough to be economically justifiable.
As technologies and cell designs change and as the circuits become smaller, it is no longer clear whether fault models designed some ten years ago are still applicable to the memories of today. This is particularly true for special-purpose memories that incorporate additional nonstandard circuitry. Although new tests for these memories are being developed [4] , the approach taken is still rather ad hoc and results in a number of highly abstract fault models, detached from the design and the technology for which they were intended.
In this paper, we establish simple formal fault models for specific memory cell designs. As a representative of a special-purpose memory we choose a content-addressable memory (CAM), a word-oriented storage device that is being utilized increasingly often in digital designs for its parallel search capabilities. CAMs are usually found embedded in various high performance application-specific integrated circuits (ASICs).
We introduce our framework by applying it to a transistor circuit of a static CMOS CAM cell utilized in telecommunication ASICs [5] . We consider faults at the transistor circuit level, namely line or node stuck-at faults, transistor stuck-(on/open) faults, and (resistive/hard) bridging faults. For each of these faults we derive a finite-state machine (FSM) model and then use the FSM model to derive tests. We show that only a fraction of the faults that can occur in the CAM cell correspond to the well-established fault types such as cell stuck-at faults. This shows a benefit of our approach.
Our fault model provides a formal foundation for determining shortest test sequences for various faults in the model. It also provides a basis for comparisons among methods currently used for testing CAMs in terms of coverage of faults that are specific to a particular CAM cell circuit design.
The remainder of this paper is organized as follows: Section II discusses fault modeling for memories. An outline of our framework is given in Section III. Content-addressable memories are briefly discussed in Section IV. In Section V, we develop our model for a fault-free CAM. The models of faulty CAMs are the topic of Section VI. Fault detectability results are summarized in Section VII. Test generation is described in Section VIII. Section IX illustrates the use of our methodology in test evaluation. Section X contains some concluding remarks.
II. MEMORY FAULT MODELING
Detailed discussions of memory fault modeling techniques have been presented in the comprehensive studies of [6] , [7] . Defects in memory circuits can be partitioned into two categories: global and local. Global defects are often related to the manufacturing process and affect a large area of a wafer; they are readily detectable by parametric tests. Local or spot defects, such as dust particles on the chip or gate oxide pinholes, manifest themselves mostly as functional faults. They are interpreted at the layout level as broken wires, shorts between wires, missing contacts, extra contacts, and newly created transistors.
The following high-level fault models have been often used in the past [6] , [7] : cell stuck-at fault, cell stuck-open fault, multiple-cell access fault, data retention fault, coupling fault, transition fault (static memories only), and pattern-sensitivity fault (dynamic memories only).
With the development of special-purpose memories, such as multiport-RAMs, CAMs, and FLASH memories, the number of fault models is growing at an alarming rate [4] , [6] , [8] , [9] . Many of these models fail to specify the design details and the underlying technology (Bipolar, NMOS, CMOS, BiCMOS) of the circuit for which they were designed. Consequently, tests designed to detect faults for a given fault model may not apply to functionally similar memories designed in another technology. To remedy this situation, we pay attention to application-specific aspects of the design. In particular, we choose to identify faults at the transistor level; this is a compromise between poor accuracy of a higher level model and unmanageable complexity of lower level models. We then systematically construct FSM models from the transistor models, and develop functional tests for the FSM fault model.
III. OUTLINE OF METHODOLOGY
In this section we present a brief outline of our formal framework for modeling and testing memories. Our framework can be split into three distinct processes: fault model derivation, test generation, and test evaluation. These processes are outlined as follows.
Fault Model Derivation consists of three consecutive steps of increasing level of abstraction:
1) Transistor Circuit Analysis
In a fault-free circuit, the sequence of voltage changes is well known for each operation. After determining the defects to be modeled, we introduce simple faults into the cell's transistor circuit (e.g., input stuck-at faults, transistor stuck-(on/open) faults, etc.). Changes in the behavior of the cell resulting from these faults are then recorded.
2) Event-Sequence Model This is a low-level discrete model. Using the transistor circuit analysis, we describe the behavior of the cell during each operation in terms of logic states. Voltage changes are modeled as transitions between states; these transitions are referred to as events.
3) Finite-State Machine Model
We adopt a formalism developed by Brzozowski and Jür-gensen [10] for sequential circuit testing and diagnosis. The FSM model is a higher level model. It describes the behavior of a cell in terms of cell operations. Each operation, consisting of several events, is treated as a transition in a finite-state machine. Metastability is handled by introducing state which represents the loss of information about the current state of the cell.
Test Generation is done at the FSM level, and also consists of three consecutive steps. 
IV. CONTENT-ADDRESSABLE MEMORIES
In a typical RAM, stored data is accessed by specifying the address of the location in memory where data resides. A CAM, on the other hand, can indicate the locations of data words that match a particular bit pattern, called a search key. This is accomplished by performing a simultaneous comparison of all memory locations with the search key.
Although general purpose CAM designs have been investigated [8] , most CAMs manufactured today can be found in custom designs, often embedded in larger circuits. Many application-specific CAM configurations have been reported [5] , [12] - [22] . The most significant functional differences among these configurations include the accessibility by address as well as content, match-and-update, resolution of multiple hits, synchronous or asynchronous operation, etc., resulting in diverse implementations of the CAM's peripheral circuitry. However, the design of the storage element of a core cell, in most cases [5] , [11] - [14] , [16] , [20] , [21] , [23] is similar and consists of a cross-coupled inverter circuit, such as those found in static RAMs (SRAMs). Different designs of the core cell's comparison circuitry represent attempts to address various electrical pitfalls such as data-dependent bit-line loads or charge-sharing problems [24] .
Notable exceptions to the static CAM schema are dynamic implementations of the core cell [25] - [28] . They are more complex than those of a typical high-density dynamic RAM, due to the necessity of charge retention during the simultaneous data comparison process. Like all dynamic memory implementations, these CAMs have to incorporate additional refresh circuitry.
Although most of the CAMs manufactured today are designed for specific applications, they share the same general architecture. A generic architecture of a CAM is depicted in Fig. 1 . All CAM implementations consist of the following functional blocks. • Data and mask register stores a particular word according to which memory is to be accessed. The ability to mask irrelevant parts is usually provided.
• Response processing and word access unit determines the functionality of the CAM. The implementation of this block is the main source of differences among various CAM designs. This block handles resolution of multiple hits and keeps track of unused locations. It often contains an address register for reading and writing in RAM mode.
• Output data register incorporates sensing circuitry that holds words picked up from bit lines during a read operation.
• CAM array, a homogeneous matrix of core cells which stores the data.
• Control unit coordinates the operation of the aforementioned blocks.
V. FAULT-FREE MODELS FOR A CAM CELL

A. Fault-Free Transistor Circuit
A common CMOS implementation of a static CAM cell [5] , [13] , [21] , [24] is depicted in Fig. 2(a) . It is composed of a typical six-transistor SRAM cell (storage section) and a three-transistor matching circuitry (comparison section). "Read" and "write" operations are identical to those in an SRAM cell [29] . Unlike SRAMs, CAMs have one more "write" operation-"write x", which preserves the previous state of the cell. It is used for bit-masking purposes, where only a part of the word is to be overwritten. During a "write x" both and are driven to high voltage. The process of searching is unique to the CAM and is performed in the comparison section of the cell. In Fig. 2 this section consists of transistors , , and , a separate pair of differential lines used for performing matching operations, and a match line ML. The ML line together with transistor constitute a wired-AND for all the cells in the memory word. This means that ML is isolated from ground as long as all the transistors are not conducting. Transistors and implement an XOR function between the and lines and values stored on the outputs of the inverters. Note that only one of these transistors conducts at any given time. Three operations can be performed: "compare 0", "compare 1" and "compare x" which results in an unconditional match.
All operations are performed by executing sequences of voltage changes on the cell's input lines. These sequences are determined by the memory's control circuitry.
B. Event-Sequence Model
Since no clock signal is supplied to individual cells, a single CAM cell can be viewed as an asynchronous sequential circuit, whose behavior can be modeled by the block diagram of Fig. 2 
(b).
Since lines and ML are used for both input and output in the circuit, they are represented by separate variables in the model. For brevity we use , , , etc., for , WL, etc. Now, , and are inputs, and , , and are outputs. Although WL and are not usually meant to provide any output, monitoring the state of these lines, if possible, might improve the CAM's testability. For this reason, we generalize our model to include these lines: , , for input, and , , for output.
The total state of the cell is defined by the values present on the input and output lines of the cell, and by its internal state . It is represented by the 13-tuple However, it turns out that in the correct cell, as well as in the presence of the considered faults, the output values are identical to those of the inputs; hence, we omit them for simplicity. The "reduced" total state is symbolically represented by , where the input variables have been separated by spaces to show their functional separation and the symbol has been inserted to separate the input variables from the internal state.
The domain of each variable in state is the set . The values 0 and 1 represent lines driven to the logic values 0 and 1 respectively, while and denote lines that were first discharged and then isolated (floated low) or precharged and then isolated (floated high). The CAM cell has two possible initial total states: and . Example: "Write 0" operation from state . 1) When the cell is in state 1, and no operations take place, the state of all the input lines is as follows: , and are driven to ground, , , and are driven to . Node is at by assumption. There is a connection from b to V when s = 0 and from b to V when s = 1. But this connection is through a weak p-transistor and an n-transistor, and drivers for the b= b are not used. Hence, we still represent these cases as floating values.
2) The execution of "write 0" begins by driving to ground.
This establishes a 0 on the differential lines. 3) Next, is driven to . This connects the lines with nodes. 4) As a result, is driven (through ) to ground, and (through ) to . Thus transistors and conduct, and and do not conduct. At this time the cell changes state. 5) Line is driven to ground; this disconnects from . 6) Lastly, both and are driven to . We translate this process into the corresponding event sequence. By events we mean changes in the value of the total state : 1) Initial state of the cell: . 2) First, is lowered: . 3) Then, is raised: . 4) As a result, the state changes: . 5) Next, is lowered: . 6) Finally, both and are raised:
. We have performed a similar analysis for each CAM operation. The behavior of a cell is represented by sequences of events that take place during the seven operations as shown in Table I . The occurrences of these events are ordered from top to bottom. Note that each operation starts in (top entry) and returns to (bottom entry) an initial state.
It should be noted that the analyses presented in Table I are done under the assumption that operations occur one at a time. However, "compare" operations utilize a separate set of differential lines and thus some concurrent executions are feasible. For example, a "compare" operation can be performed in parallel with a "read" operation, but it cannot be performed until a "write" operation is completed. Modeling concurrent operations is an open research topic.
C. FSM Model
Most testing algorithms utilize sequences of "read," "write," and "compare" operations as input and observe the resulting output; the behavior of a cell is often depicted as an FSM. Accordingly, we introduce an FSM model of a CAM cell.
Our FSM model is derived from the event-sequence model of Section V-B. The example in the preceding section described the obvious: that a "write 0" operation on a fault-free CAM cell in state 1 will result in a state change to 0. The significance of the event-sequence model, however, is the step-by-step description of how operations are implemented; this design-specific information is lost in the FSM model. This will become clearer when we consider faulty cells.
We represent the behavior of a fault-free CAM cell as a simplified block diagram, which is shown in Fig. 3(a) . The input of this FSM comprises all seven operations of a CAM cell, and the output comprises the responses to these operations without regard to the output's origin, i.e., the lines or ML. State represents the value stored by the cell. Formally, a fault-free CAM cell is a Mealy automaton where is the set of states, is the set of input symbols, is the set of output symbols, where is a formal symbol denoting lack of output during "write" operations, and the transition function and the output function are defined by This automaton is depicted in Fig. 3(b) , where the symbol has been omitted for clarity.
Example: For "write 0" in state 1, and . For "compare 0" in state 1, and .
VI. FAULTY CAM
In this section, we study CAM faults at the transistor level and derive event-sequence and FSM models for these faults, paralleling the steps we used in the fault-free case.
In some faulty circuits the state of the cell may be neither 0 nor 1, but some intermediate voltage. Such a state may be metastable, meaning that this state will eventually resolve itself to either 0 or 1, though the exact outcome and the time of that outcome cannot be determined. To take care of this situation, we introduce the indeterminate state . State can be interpreted in two ways. From an "asynchronous" point of view it represents a temporary state where the cell holds some indeterminate logic value. This interpretation is important due to the possibility of simultaneous operations in this type of CAM. From the "synchronous" perspective it represents the loss of information regarding the current state of the cell due to the nondeterministic resolution of a metastable state. We also use as an output symbol representing an intermediate logic value, which is caused in a faulty CMOS circuit when both pull-up and pull-down transistors simultaneously conduct. The FSM model of the previous section in now modified as follows. The (faulty) set of states is , and the (faulty) set of output symbols is . We have studied the following transistor-level fault types for CAMs: input stuck-at, state stuck-at, transistor stuck-(on/open), and bridging. Some of these faults resemble well-known faults, such as cell stuck-at, transition, and coupling faults. However, many of the faults analyzed have a distinct behavior and do not cleanly fit these categories. Several examples of transistor-level CAM faults and the corresponding fault models are given below.
A. Input Stuck-at Fault
Consider the operation "write 0" applied to a CAM cell in state 1 in the presence of the --fault. We first analyze the faulty transistor circuit. 1) When the faulty cell is in state 1 and no operations take place, the state of all the input lines is as follows: , , , and (because of the defect) are driven to ground, , , and are driven to . 2) The execution of "write 0" begins by driving to ground.
Note that now both and are grounded. 3) Next is driven to . This connects the with nodes. 4) Since both and are grounded, so are and . The weak pull-up transistors, and , conduct. 5) Now is driven to ground. At this point the cell is metastable. 6) Lastly, is driven to , but remains grounded because of the defect. We translate this transistor-level analysis into the corresponding event sequence model, which is shown in Fig. 4(a) , along with the fault-free sequence. Erroneous values are indicated in boldface. Note that, although in the faulty cell eventually becomes either 0 or 1, from a testing perspective the state remains unknown and hence has the value .
The event sequence tells us that the transition from state 1 in the presence of --fault is to an indeterminate state . Thus in the FSM model, we introduce the transition from state 1 to state under input . We repeat this analysis for all the other operations. The complete FSM for this fault is given in Fig. 4(b) . 
B. Transistor Fault
Consider the operation "compare 1" applied to a CAM cell in state 1 in the presence of the -on fault.
1) When the faulty cell is in state 1 and no operations take
place, the state of all the input lines is as follows: , , are driven to ground, and , , , and are driven to . Note that both the defective transistor and transistor conduct.
2) The execution of "compare 1" begins by isolating from . Line carries a charge equal to . 3) Then, is driven to ; this establishes a 1 on the differential lines. 4) The conducting transistors and act as a voltage divider. As a result, the voltage on the gate of rises high enough to discharge . 5) The discharged is read as a mismatch. At the same time both and are driven to ground. 6) Lastly, is driven back to .
We translate this process into the event sequence shown in Fig. 5(a) . This sequence shows that the transition from state 1 is back to state 1 and the output is . In the FSM model this sequence is depicted as a transition from state 1 to state 1 under input and output 0. All other operations have been analyzed in the same manner. The FSM for this fault is given in Fig. 5(b) .
C. Bridging Fault
Consider the operation "compare 1" applied to a CAM cell in state 0 in the presence of the --fault. This fault represents a nonresistive bridge (a short) between lines and . 1) When the faulty cell is in state 0 and no operations take place, the state of all the input lines is as follows: , , are driven to ground and , , and are driven to . Node is driven to ground.
2) The execution of "compare 1" begins by isolating from . Line carries a charge equal to . 3) Then is driven to ; however, due to the short between and , remains grounded. 2 4) Since both and remain grounded, does not conduct, and hence, does not discharge. 5) Next, is read as a match. At the same time and and are driven to ground. 6) Finally, is is driven back to . We translate this process into the event sequence shown in Fig. 6(a) . This sequence shows that the transition from state 0 is back to state 0 and the output is . In the FSM model this sequence is depicted as a transition from state 0 to state 0 under input and output 1. All other operations have been analyzed in the same manner. The FSM model for this fault is given in Fig. 6(b) .
The process of obtaining FSMs from the transistor circuit analysis is an arduous one. This process, however, needs to be done only once for a given cell design. The result is an accurate representation of faulty cell behaviors in a well-known FSM format. From now on we use only the FSM model. 
VII. FAULT DETECTABILITY RESULTS
In this paper, we consider only single faults. We have found FSMs for the following fault types: input line stuck-at, state stuck-at, transistor stuck-(on/open), and bridging. Bridging faults include resistive and nonresistive shorts between input lines or nodes within a cell and between input lines of adjacent cells. These faults constitute our fault model. We have categorized these faults with respect to their detectability by functional tests.
• Independently testable faults:
The faulty FSM is distinguishable from the fault-free FSM. For all such faults we have found short tests, which we call elementary. Elementary tests for the independently testable faults are listed in Table II. • Dependently testable faults:
The faulty FSM is identical to the fault-free FSM, and hence no test exists; however, the nature of the fault makes the cell vulnerable to change when a different cell is accessed (e.g., --fault). Details are given in Section VIII-A.
• Faults that are not reliably testable:
The faulty FSM differs from the fault-free FSM, but the distinguishing output is (e.g., -on fault, as shown in Fig. 7) , or where the faulty FSM is identical to the fault-free FSM (e.g., --res fault). These faults require parametric tests (see Table III ). Details on the faulty behaviors of this cell can be found in [30] . A summary of the results is given as follows.
• • Faults that are not detectable by functional tests cause an increase of or ; hence, they are detectable through parametric testing.
• "Read" operations are inadequate sources of output for testing static CMOS CAMs; "compare" operations are a more reliable choice.
VIII. TEST GENERATION
Partly with the aid of the OBSERVER 3 program, we have found a test of length 9 that detects all independently testable faults in a single cell.
This test is then modified into a march test for the -word by 1-Bit CAM The notation used here is derived from that of van de Goor [6] ; however, we have modified it to account for distinct row-wise and column-wise operations, to provide the ability to identify specific rows, columns, and cells and to make it more compact in order to extend it to word-oriented memories. The symbol denotes operations. These can be done in order either from to 1 or from 1 to ; hence, the . The symbol denotes the direction of the march elements: from row to row 1. This direction is dictated by the priority scheme used in the match line encoder and always follows from the lowest to the highest priority. First, all the words are initialized to 0. Then, in the fault-free CAM, for each in a march element, the subsequent input should produce a value of :
. Multiple hits during this test are expected; thus the status of the multihit line must be ignored. The mismatching is performed once per march element, on a CAM uniformly filled with 1s, and should produce a value , indicating a global mismatch. Any hit, i.e., any , indicates a fault. The rest of the test sequence is similar, with 0 and 1 interchanged.
The reader should note that the test only detects independently testable faults. 3 OBSERVER is a program for diagnosing and testing sequential machines. It is based on the theory developed in [10] and was written at the University of Waterloo by Shi; additional features were later added by Kwiatkowski and Sidorowicz.
A. Testing Dependently Testable Faults
As indicated in the previous section, --is a dependently testable fault. Since the FSMs of the faulty and fault-free cell are identical, no elementary test exists. However, this cell is always accessible due to the faulty ; hence, operations on some other fault-free cell will also affect the faulty cell. Since this fault affects all the cells along the faulty , the second cell must be connected to a different . The fault can be detected in the following manner.
Assume --. Since word is always accessed, a "read" or "write" operation may be applied to two words simultaneously. Note that if the two accessed words contain opposing values, "read" operations will yield unreliable results. A possible test is --where and . Initially, 0s are written into every word. If word is the faulty word, , then will write 1s to both and . The first will generate a multiple hit and the returned value of will indicate the address of the faulty word, as the faulty word has a higher priority than word . If word is the faulty word, then word is not, so restores the initial state of the CAM, will write 1 to words and , and the second will generate a multiple hit. Here, the value of is ignored, as the location of the faulty word is known to be . Thus, the occurrence of a multiple hit indicates the --fault.
B. Complete Test for -Word by 1-Bit CAM
To detect both the independently and dependently testable faults in our fault model, we combine -with ----We remind the reader that we are using the single-fault assumption. Note that the initial of the --test has been dropped, as the CAM is expected to hold only 0s at the end of -. Note also that is not needed in the last part of the test, because the faults which require would have been detected by the first part of the test.
C. Test for 1-Word by -Bit CAM
Suppose is some cell in the -bit CAM word. During a "compare" operation a mismatch in a single cell suffices to mismatch the entire word. Most of the identified faults manifest themselves with mismatches and hence can be detected by performing the respective tests on all cells in parallel. The exceptions are : --, --,  -open,  -open, --,  -- , --, and --. Detection of each of these faults, where , is more complex. Their respective tests have a mismatch as a fault-free response and a match as a faulty one; thus, they cannot be applied to all the cells in parallel, as no faulty response would ever be propagated along . To propagate a faulty response along , a mismatch must be attempted on each cell individually, while simultaneously applying a to the remaining cells. Let be the -bit word with 0 in position and in every other position. The word is similarly defined. The symbol represents a sequence of "compare" operations to words of the form , where varies from 1 to or from to 1. In this manner one and ( ) operations are performed on each cell. Also, each pair of cells undergoes a , necessary for the detection of the --faults. The intercell fault --requires a special pattern to be used during a "write" operation. We address this issue by inserting a followed by a to detect all possible --faults. The extension of the test to the 1-word by -bit CAM takes the form where denotes the writing of an all-0 word, denotes writing 0s to odd bits within a word and masking the even bits, etc.
D. Test for -Word by -Bit CAM
The combination of both extensions described above yields the specification for the behavior of a -word by -bit CAM.
The following test detects all reliably detectable faults under the input stuck-at, state stuck-at, transistor stuck-(on/open), and bridging fault models This test consists of two parts, analogous to those of the --test. The first part consists of an initialization which sets all words to 0…0 and two march elements. For a fault-free CAM, each of the march elements should result in hits with , followed by mismatches at . Any other response indicates a fault. In the second part (last two lines), two hits are expected with , after which multiple hits are monitored, since they indicate faults.
The test consists of "write" operations and "compare" operations. Therefore, the length of our test for all the reliably detectable faults in an -word by -bit CAM is .
IX. TEST EVALUATION
Several algorithms for testing CAMs have been reported [2] , [5] , [9] , [31] , [32] . The tests in [2] , [5] , [9] , and [31] are applicable to CAM designs which incorporate an explicit word addressing scheme of the type found in conventional RAMs. The test of [32] imposes extra requirements on the addressing scheme which are not available in most CAMs. It also assumes that "read" operations do not affect the state of a cell; this assumption is violated by some faults in our fault model. For these reasons we exclude this test from further consideration.
We show how our framework can be used to determine fault coverage with respect to a particular fault model. We illustrate this by establishing the fault coverage of the test reported by Giles and Hunter [31] with respect to the input stuck-at fault model of the CAM circuit of Fig. 2 , under the single-fault assumption. Details can be found in [3] .
We represent this test using our notation. Since we index the words in our CAM from 1 to (the former being the top, and the latter the bottom of the CAM array), the value of written into each word is equal to ; denotes the 1's complement of The test is limited to CAM arrays where in order to ensure that a distinct bit pattern is written into every word of the array. In arrays where , duplicate bit patterns would be unavoidable. These duplicates would cause multiple hits, thus precluding the verification of individual match lines, and also precluding the detection of the --faults.
For the sake of simplicity, we assume an -word by -bit CAM where . In this manner, the address of word (row index) is used as the unique bit-pattern. Whenever necessary, we comment on CAMs where , as the unique bit-pattern constraint is also satisfied in this case.
We represent from the perspective of an arbitrary cell located at coordinates ( ) in the array where and . Variable is a row index (and, coincidentally, the decimal representation of the word content) where is a identity matrix. We have shown in [2] that "compare" operations, even when faulty, do not affect the state of the cell, so interleaving "write" operations with an arbitrary number of "compare" operations will not influence any state transitions resulting from "write" operations. Each cell ( ), therefore, is subject to one of the following two sequences of write operations: or In the case of , each of the initial three "write" operations is followed by "compare 0" operations and "compare 1" operations. The order of "compare" operations depends on the column in which the given cell is located, but can be treated as arbitrary. If , in the worst case, each of the initial three "write" operations will only be followed by a sequence of matching "compare" operations, i.e., a would precede a sequence of s or a would precede a sequence of s. The last two "write" operations are always followed by mismatching "compare" operations, where a precedes a and vice-versa, and a single matching "compare" operation, for all possible values of and . The order of occurrence of the single matching "compare" operation depends on the column in which the given cell is located.
A sample verification of the presence of an elementary test is given as follows.
--: According to Table II , a test that detects this fault is . The sequence does not occur in . Since after the initial the cell finds itself in an indeterminate state, none of the subsequent "compare" operations can result in a dependable output.
The above analysis of the test shows that, in the cell of Fig. 2 , does not reliably detect the --and --faults. There are 2 --and --faults in an -word by -bit CAM. Since there are possible single faults in our fault model, detects only ( ). All (100%) of the faults are in the input stuck-at fault model. For example, in [5] , for , , only 83.89% of the faults are detected. We can modify the test to achieve 100% fault coverage, under the assumption that . Since in the presence of the --and --faults, a forces the cell to a determinate but erroneous state, judicious insertion of into will assure detection of these faults. This augmented test, presented below, has length X. SUMMARY We have presented a formal framework for modeling and testing special-purpose memories. Our goal was to standardize fault models and to associate them with the specific design, functionality, and the underlying technology of memories. We strove to systematize the process of fault modeling, test development, evaluation, and verification.
We presented our framework using a special-purpose CMOS CAM cell as an example. For this CAM, we have considered fault types obtained from a circuit-level analysis: input stuck-at, state stuck-at, transistor stuck-(on/open), and bridging; for details see [1] and [29] . Although some of the considered faults resemble well-known functional faults (i.e., cell stuck-at, transition, and coupling), many have a distinct behavior. We have shown that for CMOS memories functional tests may not reliably detect up to 50% of faults and that parametric tests are necessary to obtain full coverage.
We have presented the construction of the test, of length , which detects all reliably testable faults in the considered CAM cell, under our fault models. The length of this test can be further reduced by means of design-for-testability (DFT) enhancements [30] .
We have also shown how evaluation or verification of tests can be conducted within our framework. We have demonstrated that the test originally developed for a different CAM cell [31] does not reliably detect the --and --faults in the input stuck-at fault model. This test can be modified to achieve 100% fault coverage at the cost of increased length. Although we have evaluated this test only for input stuck-at faults, the results obtained indicate the necessity of utilizing fault models that reflect idiosyncrasies of cell designs.
This work has also opened several new avenues for future study. Application of this framework to other types of memories and existing tests, extraction of fault models from circuit simulations, and the development of more efficient test generation software are some of the possibilities.
